PHITE: Portable High-performance Inference at the Tactical Edge

NOVEMBER 14, 2022

Scott McMillan Principal Research Engineer

[DISTRIBUTION STATEMENT A] Approved for public release and unlimited distribution. ©2022 **Carnegie** Mellon University Software Engineering Institute Copyright 2022 Carnegie Mellon University.

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8702-15-D-0002 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center.

The view, opinions, and/or findings contained in this material are those of the author(s) and should not be construed as an official Government position, policy, or decision, unless designated by other documentation.

References herein to any specific commercial product, process, or service by trade name, trade mark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by Carnegie Mellon University or its Software Engineering Institute.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.

[DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution. Please see Copyright notice for non-US Government use and distribution.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

DM22-0873

RESEARCH REVIEW 2022

PHITE: Enabling AI for Decision-Making Advantage at the Tactical Edge

Problem: Today's AI software is computationally expensive and requires extensive knowledge, skill, and effort to adopt on low-power devices at the tactical edge.

Solution: Develop an open-source library of machine learning (ML) algorithms optimized for low-power (100's mW—0's W) embedded devices.

DoD Benefit

- Aid deployment of ML across a spectrum of edge-based applications.
- Enable rapid adoption of new/novel embedded hardware architectures.
- Provide efficient use of limited hardware for performance gains in AI/ML applications.
- Enable a wider range of applications at the tactical edge through portable and more capable software foundations.



Areas of Opportunity

- Soldier-borne sensors
- Predictive maintenance
- Unattended sensors
- IoT/Io(B)T devices

Longer operational times \rightarrow Increased situational awareness/force protection • Less weight \rightarrow Increased mobility

Mellon University

ATLAS Initiative

Infrared Camera

Al Algorithms (object detection and image classification)

Targeting System

The Advanced Targeting and Lethality Aided System (ATLAS) is an **emerging targeting technology** being developed by DEVCOM's C5ISR and Armaments Centers. ATLAS uses cutting-edge sensing technologies and **machine-learning algorithms** to **automate** manual tasks during **passive target acquisition**, allowing crews to engage three targets in the time it would normally take for them to engage one.

"Advancements from the PHITE project will improve mission critical parameters in current edge systems and make possible new edge systems."

— Forrest Bussler, Chief, Embedded Hardware and Processing Branch, US Army DEVCOM C5ISR Center



Mellon University Software Engineerin; Institute

Carnegie

RESEARCH REVIEW 2022

Dataset: Automatic Target Recognition (ATR)

300 GB of full-motion video clips at multiple ranges and aspects (moving in circles, walking in figure eights):

- Tanks
- Armored vehicles
- Trucks
- People



Carnegie Mellon University Software Engineering Institute

https://disiac.org/databases/atr-algorithm-development-image-database/

405/1800: 640x512 pixels: 16-bit: 1.1GB

RESEARCH REVIEW 2022

Our goal is to maximize analytic capability at the smallest scales.



Cost \$399,000 \$999 \$4	Power	10kW	<30W	330mW
	Cost	\$399,000	\$999	\$4
Memory 1TB system/512GB GPU 32GB 256-bit LPDDR4x 264KB RAM (2MB flash)	Memory	1TB system/512GB GPU	32GB 256-bit LPDDR4x	264KB RAM (2MB flash)
ProcessorsIntel Platinum (24 cores) x 2 + NVIDIA Tesla V100 x 16512-core Volta GPU w/ 64 Tensor Cores (8 Volta SMs)RP2040: ARM Cortex-M0+ (dual core)	Processors	Intel Platinum (24 cores) x 2 + NVIDIA Tesla V100 x 16	512-core Volta GPU w/ 64 Tensor Cores (8 Volta SMs)	RP2040: ARM Cortex-M0+ (dual core)
Peak 2 petaFLOPS 1.41 teraFLOPS 266 megaFLOPS	Peak	2 petaFLOPS	1.41 teraFLOPS	266 megaFLOPS
Model/Size BiT-M(ResNet) / 900M parameters AlexNet / 60M parameters MobileNet V2 / 3M parameters	Model/Size	BiT-M(ResNet) / 900M parameters	AlexNet / 60M parameters	MobileNet V2 / 3M parameters

Push analytics capability to the right.

Approach: Extend and Apply CMU's Research on Direct Convolutions

High Performance Zero-Memory Overhead Direct Convolutions

Jiyuan Zhang¹ Franz Franchetti¹ Tze Meng Low¹

Abstract

The computation of convolution layers in deep neural networks typically rely on high performance routines that trade space for time by using additional memory (either for packing purposes or required as part of the algorithm) to improve performance. The problems with such an approach are two-fold. First, these routines incur additional memory overhead which reduces the overall size of the network that can fit on embedded devices with limited memory capacity. Second, these high performance routines were not optimized for performing convolution, which means that the performance obtained is usually less than conventionally expected. In this paper, we demonstrate that direct convolution, when implemented correctly, eliminates all memory overhead, and yields performance that is between 10% to 400% times



Figure 1. High performance direct convolution implementation achieves higher performance than a high performance matrix multiplication routine, whereas matrix-multiplication based convolution implementations suffers from packing overheads and is limited by the performance of the matrix multiplication routine

In International Conference on Machine Learning, pp. 5776-5785. PMLR, 2018.

Our Team



CMU / SEI





Jay Palat Senior Engineer, Al Division, SEI



Oren Wright Senior Researcher – MTS, Al Division, SEI



Prof. Tze Meng Low, Co-Principal Investigator Assistant Research Professor, Electrical and Computer Engineering, CMU



Upasana Sridhar PhD, Electrical and Computer Engineering, CMU



Nicolai Tukanov PhD, Electrical and Computer Engineering, CMU

CMU / ECE

Pankti Rajesh Shah ECE master's student

Navya Chandra

ECE master's independent study: "Fused convolution on Pi Pico"

PHITE

©2022

SMaLL: <u>Software for Machine Learning Libraries</u>

Applications & Benchmarks (reference models, data, validation) CNN API Orchestration: data layout and loop structure µKernel API Microkernels (HW-specific) Hardware

Approach: Two APIs:

- Usability: A high-level CNN API provides common functionality for machine learning developers.
- Performance-portability: A low-level microkernel API defines a small number of primitives to be hand-optimized by hardware experts for specific hardware.

Carnegie

Mellon University

SMaLL: <u>Software for Machine Learning Libraries</u>

Applications & Benchmarks (reference models, data, validation) **CNN API** Orchestration: data layout and loop structure µKernel API Microkernels (HW-specific) Hardware

Approach: Prioritizing support for object detection and image classification models

Carnegie

SMaLL: <u>Software for Machine Learning Libraries</u>



Neural network layers currently implemented in the high-level SMaLL Library API:

- Convolution, partial and group
 - 1x1 Convolution
 - Depth-wise Convolution
- Max Pooling
- Activation (ReLU)
- Fully Connected (FC)—implemented as GEMM (or MMM) or 1x1 direct convolution

Coverage of MLPerf 'Tiny' and 'Mobile' Benchmarks

Carnegie Mellon University Software Engineering Institute

Approach: Prioritizing the object detection and image classification models

- Yellow → some layers not yet supported (e.g., Upsampling Convolution)
- Red → model type requires more study (e.g., Embedding Layers, Attention)

Task	Models	Dataset
Keyword Spotting	DS-CNN	Speech Commands
Visual Wake Words	MobileNet	Visual Wake Words Dataset
Image Classification	ResNet	Cifar10
Anomaly Detection	Deep AutoEncoder	ToyADMOS
Image classification	MobileNetEdgeTPU	ImageNet
Object detection	MobileDETs	MS-COCO 2017
Segmentation		ADE20K(22 classes E12xE12)
Segmentation	DeepLabv3+	ADEZUR (32 Classes, 512x512)
Segmentation	MOSAIC (U-Net)	ADE20K (32 classes, 512x512) ADE20K (32 classes, 512x512)

https://mlcommons.org

SMaLL: Software for Machine Learning Libraries



Approach: applying recent research advances in optimized computation

- "managing" the data
- "orchestrating" the computation



Convolution Operation—End to End



PHITE

©2022

Carnegie Mellon University Software Engineering Institute

Orchestration: Data Layout and Loop Structure

High Performance Zero-Memory Overhead Direct Convolutions

Jiyuan Zhang¹ Franz Franchetti¹ Tze Meng Low¹

Abstract

The computation of convolution layers in deep neural networks typically rely on high performance routines that trade space for time by using additional memory (either for packing purposes or required as part of the algorithm) to improve performance. The problems with such an approach are two-fold. First, these routines incur additional memory overhead which reduces the overall size of the network that can fit on embedded devices with limited memory capacity. Second, these high performance routines were not optimized for performing convolution, which means that the performance obtained is usually less than conventionally expected. In this paper, we demonstrate that direct convolution, when implemented cor*rectly*, eliminates all memory overhead, and yields performance that is between 10% to 400% times



Figure 1. High performance direct convolution implementation achieves higher performance than a high performance matrix multiplication routine, whereas matrix-multiplication based convolution implementations suffers from packing overheads and is limited by the performance of the matrix multiplication routine

In International Conference on Machine Learning, pp. 5776-5785. PMLR, 2018.

Much of our efforts are targeted at extending CMU's 2018 research on direct convolutions.

- Custom data layout instead of packing
 - Saves memory
 - Blocks data for memory hierarchy
- Direct convolution loop nest is more computationally efficient

Carnegie

Orchestration: Data Layout and Loop Structure

High Performance Zero-Memory Overhead Direct Convolutions

Jivuan Zhang¹ Franz Franchetti¹ Tze Meng Low¹

0.8 Packing

0.6 overheads

Conv1

Conv2

0.4

0.2

Abstract

The computation of convolution layers in deep neural networks typically rely on high performance routines that trade space for time by using additional memory (either for packing purposes or required as part of the algorithm) to improve performance. The problems with such an approach are two-fold. First, these routines incur additional memory overhead which reduces the overall size of the network that can fit on embedded devices with limited memory capacity. Second, these high performance routines were not optimized for performing convolution, which means that the performance obtained is usually less than conventionally expected. In this paper, we demonstrate that direct convolution, when implemented correctly, eliminates all memory overhead, and yields performance that is between 10% to 400% times

Performance normalized to OpenBLAS GEMM on AMD PileDriver 4.0 GHz, 4/4 cores/threads Normalized Performance [Gflop/s] 18 OpenBLAS+Packing Direct CNN 16 14 12 1 -----

Conv3

Alexnet Layers

Conv4

Conv5

Figure 1. High performance direct convolution implementation achieves higher performance than a high performance matrix multiplication routine, whereas matrix-multiplication based convolution implementations suffers from packing overheads and is limited by the performance of the matrix multiplication routine

In International Conference on Machine Learning, pp. 5776-5785. PMLR, 2018.

for j': 0 to C_o/C_{ob} in parallel for i': 0 to C_i/C_{ib} for k': 0 to W_{a}/W_{ab} for n: 0 to H_e for m: 0 to W_{ϵ} for ii: 0 to C_{ib} for kk: 0 to Wash for jj: 0 to Coh

```
out tensor[j'*C<sub>ob</sub>+jj]
             [k' * W_{ab} + kk] [1] +=
 (in tensor[i'*C<sub>ib</sub> + ii]
                [s*k'*W_{ob} + kk + m]
                [l*s + n] *
  filter[i'*C<sub>ib</sub> + ii]
            [i'*C<sub>ab</sub> + ii][m][n])
```

Now 9 loops; outer loop is parallelized

for 1: 0 to Ho

Carnegie

Orchestration: Data Layout and Loop Structure

High Performance Zero-Memory Overhead Direct Convolutions

Jiyuan Zhang¹ Franz Franchetti¹ Tze Meng Low¹

1 -----

0.8 Packing

0.6 overheads

Conv1

Conv2

0.4

0.2

Abstract

The computation of convolution layers in deep neural networks typically rely on high performance routines that trade space for time by using additional memory (either for packing purposes or required as part of the algorithm) to improve performance. The problems with such an approach are two-fold. First, these routines incur additional memory overhead which reduces the overall size of the network that can fit on embedded devices with limited memory capacity. Second, these high performance routines were not optimized for performing convolution, which means that the performance obtained is usually less than conventionally expected. In this paper, we demonstrate that direct convolution, when implemented correctly, eliminates all memory overhead, and yields performance that is between 10% to 400% times

Alexnet Layers Figure 1. High performance direct convolution implementation achieves higher performance than a high performance matrix multiplication routine, whereas matrix-multiplication based convolution implementations suffers from packing overheads and is limited by the performance of the matrix multiplication routine

Conv3

Conv4

Conv5

In International Conference on Machine Learning, pp. 5776-5785. PMLR, 2018.

```
for j': 0 to C_o/C_{ob} in parallel
for i': 0 to C_i/C_{ib}
   for 1: 0 to Ho
      for k': 0 to W_{a}/W_{ab}
         for n: 0 to H<sub>e</sub>
            for m: 0 to W_{\epsilon}
               for ii: 0 to C<sub>ib</sub>
                  for kk: 0 to Wat
                     for jj: 0 to Coh
                       out tensor[j'*C<sub>ob</sub>+jj]
                                      [k' * W_{ab} + kk] [1] +=
                           (in tensor[i' *C<sub>ib</sub> + ii]
                                         [s*k'*W_{ob} + kk + m]
                                         [l*s + n] *
                            filter[i'*C<sub>ib</sub> + ii]
                                    [i'*C<sub>1</sub> + ii][m][n])
```

Three tuning parameters to block data for different hardware platforms

Carnegie

Mellon

PHITE ©2022

Orchestration: Fusing Convolution Layers

Beyond Element-wise Fusion for Reducing Convolutional Neural Nets Sizes

ABSTRACT

Fusing multiple layers in a deep learning network is commonly recognized as an approach to improve performance and reduce the amount of memory required. However, current approaches to fused layers are often limited to those that contain elementwise operations, such as Activation and Batch Normalization. More complicated layers are often not fused as the indexing overheads are often considered to be more costly than the benefits of fused layers. In this work, we show that fusing non-elementwise operations can be beneficial. Fundamental to our approach is the ability to express CNN layers using the same loop nest; simplifying the analysis and thus making it easier to specify how to fuse layers together. We show that this fusion produces a 1.5-10x reduction in the memory requirement. Moreover, we show that the fused implementations also produce a runtime improvement on the order of 4.6x - 9.9x compared to PvTorch and 1.2x - 20.2x compared to Tensorflow compiled with XLA.



Figure 1: Post-fusion compute graph for Bottleneck (1×1) Convolution + ReLu Activation + Depthwise Convolution block using XLA demonstrating that fusion in XLA is limited. The Relu layer has been fused with the Bottleneck convo-

Carnegie Algorithm 2 Fused abstract deep learning layer loop structure Mellon 1: for $a \leq G$ do for $j \leq K$ do 2: for $i \leq F_C$ do ▹ Fusion in Last iteration 4. for $k < O_{h}$ do \triangleright Transformation Reg for Fusion for $l \leq O_w$ do for $x \leq F_h$ do for $u < F_{...}$ do q. for $ii \leq L_{ch}$ do 10: 11: for $ll < O_{u,h}$ do 12: for $jj \leq O_{ch}$ do 13: ReductionOp (O_0, I, F_0) 14: 15: end for end for 16: ▶ Single Element Reduction 17: for $ll \leq O_{wb}$ do 18: for $jj \leq O_{cb}$ do 19: ReductionOp (O, O_0, F_1) 20: end for 21: end for 22: end for 23: end for 24: end for 25: ▶ Channel Reduction 26: for $x \leq F_{L}^{1}$ do 27: for $y \leq F_w^1$ do 28: ii = 129: for $ll \leq O_{wh}$ do 30: for $jj \leq O_{ch}$ do 31: ReductionOp (O, O_0, F_1) 32: end for 33: end for 34: 35: end for end for 36: 37: end for end for 38: 39: end for end for 40: 41: end for=0

Orchestration: Fusing Convolution Layers

New research results on combining (or fusing) neural network layers.

- Specifically targeting convolution layers
- **1.5x–10x** memory reduction
- 1.2x 20x performance gains over pytorch and Tensorflow

MobileNet - 1x1 Convolution Fused with 3x3 Dwise Convolution, stride = 1



Carnegie Mellon University Software Engineerir Institute

SMaLL: <u>Software for Machine Learning Libraries</u>

Innermost loops define the microkernels the low-level API.

Microkernels are developed for specific targeted hardware (sometimes in assembly code).

Performance models developed from experiments using microkernels.

These models inform the selection of the **data blocking factors** in the orchestration layer.



Publications

Modeling Matrix Engines for Portability and Performance

Nicholai Tukanov*, Rajalakshmi Srinivasaraghavan[†], José E. Moreira[‡] and Tze Meng Low[§] * Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, Email: ntukanov@cmu.edu [†]IBM Systems, Austin, TX, Email: Rajalakshmi.Srinivasaraghavan@ibm.com [‡]IBM Research, Yorktown Heights, NY, Email: jmoreira@us.ibm.com [§]Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, Email: lowt@cmu.edu

Abstract—

Matrix engines, also known as matrix-multiplication accelerators, capable of computing on 2D matrices of various data types are traditionally found only on GPUs. However, they are increasingly being introduced into CPU architectures to support AI/ML computations. Unlike traditional SIMD functional units, these accelerators require both the input and output data to be packed into a specific 2D-data layout that is often dependent on the input and output data types. Due to the large variety of supported data types and architectures, a common abstraction is required to unify these seemingly disparate accelerators and more efficiently produce high-performance code. In this paper, we show that the hardware characteristics of a vast array of different matrix engines can be unified using a single analytical model that casts matrix engines as an accumulation of multiple outer-products (also known as rank-k updates). This allows us to easily and quickly develop high-performance kernels using matrix engines for different architectures. We demonstrate our matrix



Fig. 1: Performance of double-precision BLIS and Open-BLAS POWER10 MMA kernels over a baseline POWER10 VSX for square problem sizes. From the plot, we see that POWER10 MMA achieves $1.73-1.76 \times$ speedup (out of a theoretical achievable speedup of $2 \times$) over POWER10 VSX implementation.

IEEE International Parallel and Distributed Processing Symposium (IPDPS), May 2022

[Published] "Modeling Matrix Engines for Portability and Performance." *IEEE International Parallel and Distributed Processing Symposium (IPDPS).* May 2022.

[Submitted] "SMaLL: Software for Rapidly Developing Machine Learning Libraries." *ACM Transactions on Embedded Computing: Special issue on TinyML*.

What's Next

- Developing microkernels for ATLAS hardware platform and benchmarking
- Adding support for more neural network layers
- Implementing all possible fused layers
- Open-source software release
- Explore integration with the MLIR ecosystem

For further information: Scott McMillan info@sei.cmu.edu Carnegie Mellon University Software Engineering Institute