

Using All Processor Cores While Being Confident about Timing

Dr. Bjorn Andersson

Copyright 2019 Carnegie Mellon University.

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8702-15-D-0002 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center.

The view, opinions, and/or findings contained in this material are those of the author(s) and should not be construed as an official Government position, policy, or decision, unless designated by other documentation.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.

[DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution. Please see Copyright notice for non-US Government use and distribution.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

Carnegie Mellon® is registered in the U.S. Patent and Trademark Office by Carnegie Mellon University.

DM19-1115

Complex, cyber-physical DoD systems depend on correct timing—any timing failure could be disastrous. What's more, while these systems drive demand for use of multicore processors, concern about timing has led to disabling all processor cores except one—limiting system capability.

We aim to develop a solution to overcome this obstacle.

DoD Systems Interact with Their Physical Environment



DoD Systems Include Software



DoD Systems Include Software
That Interacts with the Physical Environment



DoD Systems Include Software
That Has Real-Time Requirements



Satisfying Real-Time Requirements
Is a Challenge for the DoD in General




Satisfying Real-Time Requirements

Is Challenging for Upgrading the Blackhawk UH-60 Helicopter




Satisfying Real-Time Requirements Is Challenging for Upgrading the Blackhawk UH-60 Helicopter




- Jeff Langhout, Acting Director, U.S. Army Aviation and Missile Research

Source: "Army still working on multi-core processor for UH-60V," FlightGlobal, May 2017. https://www.flightglobal.com/news/articles/army-still-working-on-multi-core-processor-for-uh-6-436895/


Development and Engineering Center (AMRDEC)






Read Sensor Actuate Command


Time






Computer





Computer





Read Sensor Read Sensor Actuate
Command
Actuate
Command

Read Sensor Actuate
Command
Read
Sensor


Time

Actuate Command

What Makes It Challenging to Satisfy Real-Time Requirements?

Time

Time when one thread in the software system arrives



Time when one thread in the software system arrives

Thread executes another path

Time when one thread in the software system arrives

Preemption:
Another thread uses the processor.


Time when one thread in the software system arrives

Interrupt service routine executes

Time when one thread in the software system arrives

Thread requests a critical section held by another thread


Time when one thread in the software system arrives



Real-Time Requirements of Software Executing on a Multicore Processor

Hardware Trends


• All computers are multicores.



Real-Time Requirements of Software Executing on a Multicore Processor

Hardware Trends


- All computers are multicores.
- Most chip makers do not offer single core.




Real-Time Requirements of Software Executing on a Multicore Processor

Hardware Trends


- All computers are multicores.
- Most chip makers do not offer single core.
- Most multicores have shared memory.







Problem: For each process, compute an upper bound on its response time.

How Co-Runners Impact Speed of Execution




How Co-Runners Impact Speed of Execution





Problem: For each process, compute an upper bound on its response time.

• Shared hardware resources impact timing.




- Shared hardware resources impact timing.
- 103 times slowdown has been observed.*


Processes -Core 3 Core 2 Core 1 L1/L2 L1/L2 L1/L2 Last-Level Cache (L3) Memory Bus (and Mem Controller) DRAM DRAM DRAM DRAM DRAM Bank 3 Bank B Bank 2 Bank 1 Bank 0

^{*}H. Yun and P. K. Valsan, "Evaluating the Isolation Effect of Cache Partitioning on COTS Multicore Platforms," OSPERT, 2015.

- Shared hardware resources impact timing.
- 103 times slowdown has been observed [Yun15].
- Current methods cannot deal with undocumented resources.




- Shared hardware resources impact timing.
- 103 times slowdown has been observed [Yun15].
- Current methods cannot deal with undocumented resources.
- Even for the case that resources are documented, current methods can only analyze/manage a small set of them.




Processes -

- Shared hardware resources impact timing.
- 103 times slowdown has been observed [Yun15].
- Current methods cannot deal with undocumented resources.
- Even when resources are documented, current methods can only analyze/manage a small set of them.
- The problem is getting worse:
 - Slowdown increasing
 - More undocumented h/w



- Shared hardware resources impact timing.
- 103 times slowdown has been observed [Yun15].
- Current methods cannot deal with undocumented resources.
- Even when resources are documented, current methods can only analyze/manage a small set of them.
- The problem is getting worse:
 - Slowdown increasing
 - More undocumented h/w



We need a new method to compute response times of


Project Objective

Many real-time systems within the DoD have all processor cores except one disabled in order to be confident about timing.

Therefore, the objective of this project is to develop a solution to overcome this obstacle.



New verification procedure




Method to obtain abstractions



Configuration

A Look at Our Analysis Tool - 1



A Look at Our Analysis Tool - 2

