Semiconductor Foundry Verification

Alexander Volynkin, Ph.D.

In collaboration with Sandia, DOJ and CMU/ECE



Software Engineering Institute Carnegie Mellon University

Semiconductor Foundry Verification © 2016 Carnegie Mellon University



Copyright 2016 Carnegie Mellon University

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8721-05-C-0003 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.

[Distribution Statement A] This material has been approved for public release and unlimited distribution. Please see Copyright notice for non-US Government use and distribution.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

Carnegie Mellon[®] is registered in the U.S. Patent and Trademark Office by Carnegie Mellon University.

DM-0004084



Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Foundation and Collaboration



Collaboration:

- Sandia counterfeit microcontroller detection
- CMU/ECE Foundry information, samples of various manufacturing processes
- DOJ Counterfeit microcontroller samples

Foundation:

- Research project based on SEI's previous research related to microcontroller algorithms detection and recovery
- SEI's extensive experience in code analysis and anomaly detection

Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Problem Statement



Chips delivered are not the chips requested

• Different layout, process, materials, components, tolerances, etc.

May or may not do everything the original chip does

• May or may not do extra, potentially undesirable things as well

Most chips in consumer devices not made in U.S.

- Introduces supply chain issues
- Subcontractor of subcontractor of subcontractor of ...

Chip markings and packaging often similar/identical

Need deeper analysis

Research Objectives



Semi-automated image processing to identify semiconductor foundry

- Each layer is photographed and processed
- Relevant features extracted and checked against rules

Fabrication facilities have design and fabrication requirements and tolerances

Some potential examples:

- No acute angles or angles of non-45 degree integer multiples
- All metal feature sizes must be multiples of X nm
- Metal layers will be copper

Failure to meet these rules flags chips as potential counterfeits

Integrated Circuit Fabrication



Doping agents, glasses, or metals on silicon

- Individual components nowadays are on the order of 100nm~10nm
- Chips are multi-layered
 - Bottom layer is transistors, other silicon features
 - Layers above alternate:
 - Metal interconnects (copper/aluminum)
 - Vias (same material as metal)
 - Glass (Silicon Dioxide) between all of this, isolating the layers
 - Topmost layer contains pads for connecting to packaging and an encapsulation layer

Integrated Circuit Delayering

Chemical processing to strip individual layers off

• Basically controlled dissolving of glass and metal

Primary chemicals:

- Copper/aluminum etchant (depending on IC metal layer)
- Hydrofluoric acid (for dissolving glass)
- Phosphoric acid (for dissolving encapsulation layer)

Dissolving each layer requires two or three steps (depending on layer) Layers imaged with optical microscopy camera at each layer



Pre-etch, 40x (scaled down resolution)



Encapsulation and glass etched, 40x (scaled down resolution)





Semiconductor Foundry Verification © 2016 Carnegie Mellon University

SEI Research Review 2016 Pre-etch, 40x (scaled down resolution)





Software Engineering Institute | Carnegie Mellon University

Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Top metal layer removed, 40x (scaled down resolution)





Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Counterfeit Examples







Semiconductor Foundry Verification © 2016 Carnegie Mellon University

SEI Research Review 2016 Decapping and Visual Analysis







Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Features at Different Layers







Semiconductor Foundry Verification © 2016 Carnegie Mellon University

SEI Research Review 2016 Counterfeit Chip at Different Layers







Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Differences in Fabrication









Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Same Foundry









Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Different Foundries





Software Engineering Institute Carnegie Mellon University



Semiconductor Foundry Verification © 2016 Carnegie Mellon University

SEI Research Review 2016

Different Foundries







Semiconductor Foundry Verification © 2016 Carnegie Mellon University

Other Deliverables: Automated Analysis Methods and Results

- DBScan_points.py is a program used in FIJI to gather the points in a readable format for other programs that perform cluster analysis.
- DBScan.py performs the density based spatial cluster analysis with noise.
- PDBScan_convert.py is a program to convert the point set to another format for a different program to read and perform parallel cluster analysis.
- SelectPoints.py is a program to take the points of a cluster and select them as multi point selection ROI in FIJI
- 3D_DBScan_points.py gathers the points in a readable format for the 3D_DBScan.py program.
- 3D_DBScan.py performs DBScan on RGB coordinates in an image.
- Color_on_image.py takes the found clusters and colors the image accordingly in FIJI.

Project Deliverables: Automated Analysis Framework









Semiconductor Foundry Verification © 2016 Carnegie Mellon University



Square Area Density Based Spatial Cluster Analysis with Noise (SADBSCAN)

- Method of cluster analysis specifically designed for segmentation and area differentiation in images
- Weights the geographical difference as more important and mark these objects as different clusters
- Queries different regions separately and efficiently
- Calculates simple Euclidian distance of color values
- Combines clusters of pixels based not only on color similarities but also the "geographic" location

Result:

Accurate feature detection with high speed parallel processing (10-15 minutes on 1GB image)

Counterfeit Differences





Semiconductor Foundry Verification © 2016 Carnegie Mellon University















Semiconductor Foundry Verification © 2016 Carnegie Mellon University











Semiconductor Foundry Verification © 2016 Carnegie Mellon University